



Hood Intrusion and Loss of AC Power Detection **with Automatic Time Stamp**

Background and Summary of the Invention

5 The present invention relates to a method of theft protection
for computers and/or computer related hardware.

Background: Theft of Computer Components

As computers become more common in industry and at home,
theft of the computers, of their components, and of information
stored on them has become more prevalent. With advances in
10 technology resulting in smaller and smaller components which may
even be more expensive, theft becomes more widespread. Employ-
ees continue to be the primary source for losses due to theft. For
example, employees who have compatible systems at home may be
tempted to swap boards and input devices at work to repair or
15 upgrade their systems at home. Employees are not the only threat.
Repairmen, janitors, delivery-persons, other contractors, customers,
invited guests, and even security people themselves may have an
opportunity to take computer property.

The increasing use of plug-and-play and hot-swappable units
20 has also been helpful for thieves, since these architectures have
accelerated trends toward modular components which can be quickly
attached or removed from a system.

In large companies with equally large computer data centers
and inventories, it is a formidable task to keep an up-to-date
25 inventory of the location of all computers and associated compo-
nents. A major problem in computer asset control is the determina-
tion of when a system's hardware has been removed or stolen.
Hard drives, memory, processors, and other expensive computer
peripherals within the computer system can be easily removed and

09923192-080601

sold on the black market. Where a system may be used infrequently, or perhaps sits unattended for extended periods of time, a theft may be detected only when a person uses the system. If the thief is more adept, the theft may go undetected for quite some time, and
 5 only be discovered when the system undergoes routine maintenance by a technician. For example, it is very possible that a multi-processor system can have all except one of its processors stolen from the unit and the machine will still run. Similarly, unless the system is "smart" enough to indicate to an administrator that the
 10 memory configuration has changed, it is likely that it will take months before someone realizes the memory has been removed or stolen. The loss of these components are not only costly, but also impact productivity.

Background: High-Tech Equipment Theft

15 Computers and related peripherals, and intellectual property are not the only target of high-tech theft. State-of-the-art instrumentation and test equipment are also prime candidates and are usually more expensive per unit volume than a typical home computer. Although less "marketable" than computer equipment, the theft of
 20 this type of equipment can represent a sizeable loss to companies using such equipment.

Background: Current Detection Methods

Some intrusion detection methods incorporate hood intrusion detection architectures. Current hood intrusion implementations
 25 detect that the hood has been opened and alerts the system administrator during system Power-On Self Test ("POST"). If a system hood has been opened, regardless of whether the system is powered by AC power or not, a flag (alarm) will be set. This flag is then checked by the system's firmware during the next power-up. If the
 30 alarm bit is set, this indicates an intrusion has occurred and system

integrity may have been compromised. Once the alarm bit is detected, the system administrator is notified and appropriate measures can be taken. Furthermore, the alarm bit can only be cleared via software which makes it more difficult to hack for even
5 the most astute thief.

The main pitfall of the current hood intrusion implementation is that it only indicates to the administrator that the hood has been opened. It does not indicate when the hood was opened. So it is possible that a computer whose parts have been removed could be
10 sitting for a couple of days or even longer before next power-up. Thus no one will know exactly when the theft occurred. This is problematic since without an accurate time, it becomes more difficult to narrow down a list of possible suspects.

Another problem associated with current intrusion detection
15 implementations is logging. In current methods, the only indication of an intrusion is an alarm bit being set. It is possible that a power cycle of the system maintaining the alarm bit can be used to clear the bit. Such a security loophole can hide the evidence that an intrusion has taken place until physical discovery of the intrusion
20 *i.e.*, through missing parts. Some current implementations contain an embedded network interface that allows intrusion information to be sent to a server. However, network communications usually depend on a physical link which can easily be found and disabled. The inability to log an intrusion creates a problem in tracking the
25 suspects and missing parts in that the time of the intrusion cannot be determined even if the alarm bit is not cleared.

Innovative Intrusion Detection and Time-Stamp Architecture

The disclosed architecture allows the system administrator to
30 detect that a system hood has been opened. In addition, this invention accurately records the time and date of the hood intrusion,

Brief Description of the Drawings

The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

Figure 1 shows a circuit diagram of the innovative detection circuit.

Figure 2 shows a flowchart of the general intrusion alert and date/time stamp process.

Figure 3 shows a physical diagram of a computer with the intrusion detection circuit.

Figures 4A and 4B show a physical diagram of a piece of high-tech modular equipment with the intrusion detection circuit.

Figure 5 shows a block diagram of a computer system according to the presently preferred embodiment.

Figure 6 shows a flowchart of the general intrusion alert and date/time stamp process during run time.

Figure 7 depicts an example ASIC which utilizes an external crystal and external battery in addition to embedded RTC logic.

(e.g.ROM) can be programmed to read the hood intrusion RTC date and time through the bus interface link 110 to record the intrusion time. The hood intrusion RTC date and time may be recorded in, for example, the system event log, or an administrator or user may be notified through a network adapter and/or modem. The system event log is used by the software to report to the system administrator that an intrusion has been detected and at what time. After recording the intrusion event, the ROM may be programmed to clear the intrusion alarm bit 114 by sending a clear command 112 and resetting the current date and time, thus restarting the intrusion detection function again. The ROM may also be used to display a message to the user during POST to warn the user of the intrusion event. Multiple entries can be specified in an event log, if desired, to create a history file of when the system has been opened. If the alarm bit 114 is not set, no intrusion has occurred and system functions continue as normal.

In addition to the above implementation, the alarm bit 114 can also serve as an interrupt to the system during run time, signalling a hood intrusion for an immediate response. The alarm bit 114 can also be configured to associate reporting and acknowledgement of each hood-opening event in the system event log to indicate whether an administrator has seen the intrusion alert or not.

Figure 2 shows a flowchart of the general intrusion alert and date/time stamping process. When a system is powered on (**Step 200**), the computer initiates the POST process (**Step 202**). The BIOS program checks to see if the intrusion detection alarm bit is set (**Step 204**). (The BIOS program is used in this particular embodiment, but alternatively, some other program stored in ROM or non-volatile memory could be used.) If the bit is not set, the POST process finishes (**Step 212**), and normal computer operation begins (**Step 214**). On the other hand, if the alarm bit is set (**Step 204**), the date and time of the detection circuit, indicating the time

of the intrusion, is read by the BIOS (**Step 206**). Once the date and time of intrusion has been established it can be recorded for later reference, the user of the system or the administrator can also be alerted as to the intrusion (**Step 208**). After the desired action has taken place (**Step 208**), the alarm bit is cleared, the RTC is resynchronized, if necessary, and the oscillator is reengaged (**Step 210**).

The general intrusion alert and date/time stamping process during run time depicted in the flowchart of **Figure 6** is similar to the process depicted in Figure 2. As part of normal operation **602**, the intrusion detection alarm bit is polled at a certain frequency (**Step 604**). The alarm bit can also be configured to generate a system interrupt to indicate an intrusion event. If the alarm bit is set, the date and time of the detection circuit, indicating the time of the intrusion, is read by the BIOS (**Step 606**). Once the date and time of intrusion has been established it can be recorded for later reference, the user of the system or the administrator can also be alerted as to the intrusion (**Step 608**). After the desired action has taken place (**Step 608**), the alarm bit is cleared, the RTC is resynchronized, if necessary, and the oscillator is reengaged (**Step 610**). Normal operation then continues **612**.

Hood Intrusion Embodiment

Figure 3 shows a physical diagram of a computer with the intrusion detection circuit. In this particular embodiment, a chassis **300** accommodates a number of components which support the operation of a system. For example, expansion boards **306**, video board **304**, and memory **310** may be components supporting a computer system. The chassis cover **302** is shown as removed to provide access to the components that comprise the system. The innovative detection circuit **308** is fitted to sense the removal of the chassis cover **302** from the chassis **300**. The detection circuit **308**

detection circuit 412 may still store the time and date of the removal event and report the occurrence to an operator which may be in a different location. Similarly, intrusion detection can be implemented on power supplies, hard drives, or other components.

5 **Computer Embodiment**

Figure 5 shows a possible computer architecture which can use the innovative intrusion detection architecture. The computer system, in this embodiment, includes in this example:

user input devices (*e.g.* keyboard 535 and mouse 540);

10 at least one microprocessor 525 which is operatively connected to receive inputs from the input devices, across perhaps a system bus 531, through an interface manager chip 530 (which also provides an interface to the various ports); the microprocessor interfaces to the system bus through perhaps a bridge control-
15 ler 527;

a memory (*e.g.* flash or non-volatile memory 555, RAM 560, and BIOS 253), which is accessible by the microprocessor;

a data output device (*e.g.* display 550 and video display adapter card 545) which is connected to output data generated by the
20 microprocessor 525;

a magnetic disk drive 570 which is read-write accessible, through an interface unit 565, by the microprocessor 525; and

an intrusion detection circuit 596.

Optionally, of course, many other components can be
25 included, and this configuration is not definitive by any means. For example, the computer may also include a CD-ROM drive 580 and floppy disk drive 575 which may interface to the disk interface controller 565. Additionally, L2 cache 585 may be added to speed data access from the disk drives to the microprocessor 525, and a
30 PCMCIA 590 slot accommodates peripheral enhancements. The

computer may also accommodate an audio system for multimedia capability comprising a sound card 576 and a speaker(s) 577.

Alternative Embodiment: Detection of Loss of AC Power

5 The same concept can be used to report when the system AC power is removed (for example, in systems that have an auxiliary power input). In Figure 4B, a detection circuit may be connected to sense loss of AC power to the system 401. The detection circuit 412 may be interfaced to the power system (e.g., power inputs 416) to latch a signal to isolate the RTC oscillator. This latch needs to
10 be able to hold the data when AC power is removed. The latch can be powered by an alternative source such as a battery to accomplish this data retention. This latch signal, along with the intrusion bit, can be inspected by software during power-up. The time of AC power loss can then be read and logged.

Alternative Embodiment: Multiple Detection Circuits

15 It is possible to have a dedicated intrusion detection circuit for several or all components of a system. At least two different approaches can be used for multiple intrusion detection circuits. First, each component which is to be monitored can be connected
20 to a detector circuit with its own RTC chip. Each detector circuit can be tied to a single general purpose input for alarm purposes. Software can be used to poll each device in the event of an alarm. If an alarm is asserted by any of the detector circuits, the time and status of each component can then be determined. The above
25 approach allows for individual monitoring and time stamping of multiple devices.

Second, a multiple switch daisy chain can be employed. Each component shares one RTC and detector circuit. When any one of the monitored components is removed, an alarm is asserted. Using
30 this approach, provides a more cost effective implementation.

However, if multiple components are removed there is no indication of which components were removed at a particular time.

Alternative Embodiment: ASIC Implementation

RTC circuitry in most computer systems is implemented as a part of an ASIC (typically as a part of super IO ASIC or Core Logic). **Figure 7** depicts an example ASIC. The ASIC utilizes an external crystal and external battery in addition to the embedded RTC logic **702**. An ASIC of this design typically includes non-volatile memory **704** (battery backed up) referred to as CMOS RAM to track the RTC activity (date and time). The ASIC will also usually include additional CMOS RAM (about 128 bytes) that can be used for general purpose storage space. The storage space and non-volatile memory of the ASIC can be taken advantage of by designing an intrusion detection function into the ASIC.

A dedicated input pin **706** can be used to monitor the current condition. When an alarm condition occurs *e.g.*, a hood is opened, the input will be asserted. The ASIC logic **708** is programmed to monitor the input for alarm conditions. When the alarm is asserted, the ASIC can simply copy the current value of its RTC date/time register to its general purpose storage space **704**. Additionally, the ASIC can set a status bit in its registers **704** or assert a signal to notify the system that an alarm condition has occurred. BIOS can then read the specified location and get the necessary time stamp information to process the intrusion condition.

An ASIC can use multiple inputs **706** to monitor multiple intrusion/removal events. Since the RTC **702** of the ASIC is not latched and therefore always running, individual intrusion times can be determined separately without the added cost of additional RTCs. In addition, multiple intrusions on the same device *e.g.*, hood open several times, can be detected and recorded as long as different general purpose locations are used for each value. A table in the

CMOS 704 can be created to record intrusion date/time, and intrusion source. The data in the table creates a history file which can track multiple intrusions at multiple sources. The table can be protected, by software for example, to ensure an administrator or user has acknowledged the intrusion events

Further details of the system context, and of options for implementation, may be found in the books from MindShare, Inc., entitled PROTECTED MODE SOFTWARE ARCHITECTURE (1996), CARDBUS SYSTEM ARCHITECTURE (2.ed. 1996), EISA SYSTEM ARCHITECTURE (2.ed.), ISA SYSTEM ARCHITECTURE (3.ed.), 80486 SYSTEM ARCHITECTURE (3.ed.), PENTIUM PROCESSOR SYSTEM ARCHITECTURE (2.ed.), PCMCIA SYSTEM ARCHITECTURE (2.ed. 1995), PLUG AND PLAY SYSTEM ARCHITECTURE (1995), PCI SYSTEM ARCHITECTURE (3.ed. 1995), USB SYSTEM ARCHITECTURE (1997), and PENTIUM PRO PROCESSOR SYSTEM ARCHITECTURE (1.ed. 1997, 2.ed. 1997), all of which are hereby incorporated by reference, and in the PENTIUM PROCESSOR FAMILY DEVELOPER'S MANUAL 1997, the MULTIPROCESSOR SPECIFICATION (1997), the INTEL ARCHITECTURE OPTIMIZATIONS MANUAL, the INTEL ARCHITECTURE SOFTWARE DEVELOPER'S MANUAL, the PERIPHERAL COMPONENTS 1996 databook, the PENTIUM PRO PROCESSOR BIOS WRITER'S GUIDE (version 2.0, 1996), and the PENTIUM PRO FAMILY DEVELOPER'S MANUALS from Intel, all of which are hereby incorporated by reference.

According to a disclosed class of innovative embodiments, there is provided: a method of detecting removal of a component of an electrical system, comprising the steps of triggering a detection circuit upon removal of a component; and storing non-volatile data related to when said component was removed.

According to another disclosed class of innovative em-

bodiments, there is provided: a method for detecting loss of power to a portion of a system, comprising the steps of triggering a detection circuit upon loss of power; and storing non-volatile data related to when said loss of power occurred.

5 According to another disclosed class of innovative embodiments, there is provided a method for detecting removal of a component of a system, comprising the steps of: when a component is removed generating a signal; using said signal to stop a clock; and recording the value of said clock.

10 According to another disclosed class of innovative embodiments, there is provided a component intrusion detection device, comprising a component; a switch operatively connected to said component such that the absence of contact between said component and said switch changes the state of said switch; a real time clock
15 and oscillator operatively connected to said switch such that a change of state in said switch can isolate said oscillator from the counter of said real time clock; and memory programmed to read the value of said real time clock.

 According to another disclosed class of innovative em-
20 bodiments, there is provided: a real-time clock and theft detection circuit, comprising programmed logic; non-volatile memory operatively connected with said programmed logic; real-time clock logic connected with said programmed logic and said non-volatile memory; at least one input pin connected to receive an intrusion
25 detection signal and connected to said programmed logic; a switch operatively connected to a component such that the absence of contact between said component and said switch changes the state of said switch; and a real time clock and oscillator operatively connected to said switch such that a change of state in said switch can
30 isolate said oscillator from the counter of said real time clock; wherein said programmed logic reads the value of said real time clock and stores said value in said non-volatile memory.

According to another disclosed class of innovative em-
 bodiments, there is provided: a computer system, comprising: a
 chassis with a removable cover, said removable cover providing
 internal access to said chassis, said chassis housing internal
 5 components of said computer, said internal components comprising
 one or more microprocessors which are operatively connected to
 detect inputs from an input device, memory which is connected to
 be read/write accessible by said microprocessor, one or more devic-
 es for mass storage of data, and an output device operatively
 10 connected to receive outputs from said microprocessor; one or more
 power supplies connected to provide power to said internal compo-
 nents; and a detection circuit which stores data related to when said
 components or said removable cover is removed.

Modifications and Variations

15 As will be recognized by those skilled in the art, the in-
 novative concepts described in the present application can be
 modified and varied over a tremendous range of applications, and
 accordingly the scope of patented subject matter is not limited by
 any of the specific exemplary teachings given.

20 For example, a stop watch type mechanism can be used in
 place of a real time clock. The stop watch would act as a counter,
 indicating elapsed time instead of an actual time.

For another example, different forms of non-volatile RAM
 (NVRAM) can be used. NVRAM which automatically backs up to
 25 flash memory or ROM in the event of a power loss can be used to
 avoid having to isolate the RTC crystal.

For another example, intrusion detection can include motion
 detection in addition to actual opening of chassis hood or removal
 of system components. Intrusion detection can also include use of
 30 GPS or other positioning information to determine if a system or
 component has been moved from a predefined operating area.

For another example, the switch used to indicate intrusion does not have to be of any particular type *e.g.*, a quick switch, mechanical relay, FET, or other switch may be used, depending on the application.

- 5 For another example, the logging described in the presently preferred embodiment is held in non-volatile memory. However, in the event of a complete power loss, any event log could be written to EEPROM for permanent storage.

- 10 For another example, the RTC clock, intrusion detection logic, and non-volatile memory can be combined in an application specific integrated circuit(ASIC).